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Research at OSU
 
 Nanoelectronics and 
Optoelectronics Lab 
 OSU Campus Electron Optics 
Facility 
 Nanotech West Lab 
 5000 square foot class 100 cleanroom 
The Ohio State University 
 Largest Single-Campus  University in USA (~7 km2) 
 Largest University by Enrollment (63,217 as of 2010) 
 5 Campuses including Main Campus in Columbus 
175 undergrad majors; 12,000 courses, 465,000 living alums 
 Land Grant 
 ATI 
 OARDC 
 Sea Grant 
 Stone Lab. 
 Space Grant 
 Ohio Space Grant 
Consortium 
 OSU Airport 
ECE at OSU 
 48 faculty members and 14 researchers are active in the areas of: 
 Communication, Electromagnetics, Computer Systems, Computer Networks, 
Computer Vision, Control Systems, Electro-Mechanical Systems, Electronic 
Materials and Devices (EMDL, EMNLAB, NOEL, PDL) , High Performance 
Networking and Computing, Intelligent Transportation Systems, Mixed-Signal VLSI 
Circuit Design, Power Engineering, Signal Processing, and Wireless 
Communication. 
 Our annual external funding is about $17M. 
 17 are IEEE fellows and 3 National  Academy of Engineering members. 
 In the last three years, six of our faculty won the prestigious NSF CAREER award. 
 Our research laboratories are housed in four buildings: Dreese Labs, Caldwell 
Labs and the Electro Science Lab (I & II). 
 Undergraduate ECE enrollment is ~1200 students. 
 Graduate enrollment is ~400 students. 
 About 20 Ph.D. and 70 M.S.  degrees awarded every year. 
Solid State Electronics at OSU 
Institute of Materials Research 
 More than 120 faculty members, including 9 ECE professors 
 Research groups from 19 departments 
Notable OSU ECE Alumni in Solid State Area
 
 John L. Moll (Ph.D, ‘52) 
 Ebers-Moll Transistor model 
 Dawon Kahng (Ph.D, ‘59) 
 Invented the First Practical 
MOSFET 
 Invented Floating   Gate Memory
Cell 
 Robert S. Chau (Ph.D, ‘89) 
 Intel Senior Fellow 
 Director of Transistor 
Research and Nanotechnology, 
Intel 
Ohio Wright Center for Photovoltaics Innovation 
and Commercialization (PVIC) 
 Funded by Ohio Department of Development Third Frontier Program 
 $18.6M initial State funding with $29.7M in cost-share from members 
 Approximately half of ODOD funding is capital 
 OSU portion of PVIC State funding is $6.8M 
 A major focus is on technology brought to the marketplace instead of 
exclusive academic research 
 Initial team: three universities (OSU, U. Toledo, Bowling Green State 
U.), three not-for-profits (Battelle, EMTEC, Green Energy Ohio), and 
sixteen industry members (Founding Members) 
 Membership now open to new companies for low annual fees 
 
Selected Labs at OSU
 
 Nanotech West Lab 
 5000 square foot class 100 cleanroom 
 Campus Electron Optics Facility 
 4 transmission electron 
microscopes (TEMs), 
 3 scanning electron microscopes 
(SEMs), 
 2 Dual-Beam FIBs, and 
 4 X-ray diffractometers (XRDs). 
 FEI’s Titan S/TEM is a state-of-the-
 Vistec EBPG-5000 20 / 50 / 100 keV art STEM with an aberration-
electron beam nanolithography tool corrected probe-forming system, 
 Zeiss Ultra 55 Plus field emission monochromator and high-
scanning electron microscope resolution spectrometer capable of 
(FESEM) Angstrom scale nanoanalysis. 
New PVIC Equipment at Nanotech West - I
 
 Picosun® atomic layer deposition (ALD) 
•	 Capable of atomically precise deposition on samples and wafers 
up to 150mm 
•	 This tool can utilize solid source precursors 
•	 Currently capable of depositing Al2O3, ZnO, Ta2O5 , TiO2 
•	 Currently developing deposition procedures with conjugated polymers 
New PVIC Equipment at Nanotech West - II
 
 Aixtron Swan® metalorganic chemical vapor deposition 
(MOCVD) tool grew first epi layers in 3Q09 
 Industry-style tool capable of fast growth of arsenides, 

phosphides, and [future] antimonides
 
 3x2” close-coupled showerhead (CCS) design 
 $1.6M installation 
 Already have 3 industrial customers for epitaxial growth with this 
tool, including 2 Ohio customers, one with non-PV product 
application 
New PVIC Equipment at Nanotech West - III
 
 AJA International Orion® five-gun RF/DC sputter 
deposition tool 
 Commissioned in November 2009 
 Load-locked system with UHV gun option from AJA 
 Intended for general use sputter depositions (W, Pd, Ti, Ni, Cr, 
Ti/W, Al, Cu, …) filling a need for the OSU materials research 
community 

Moore’s law 
Intel’s Core i7
6T SRAM cache memory dominates footprint 
and power consumption, operates about 1 volt 
(→ 8T SRAM) 
Power consumption related to voltage squared 
(~1 volt state-of-the-art) 
NOEL 2005 ITRS – Emerging Research Devices 
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Voltage 
“N-shaped” 
negative differential 
resistance (NDR) 
• How to characterize tunnel diode? 
– Peak-to-valley current ratio 
PVCR = Ip / Iv 
– Peak current density 
Jp = Ip / Area 
– Speed index 
s = Jp / Cj 
• Why use TD with transistors? 
– Increases circuit speed 
– Reduces circuit complexity 
– Lowers circuit power 
– Simple integration with transistor 
Introduction to Advantages of 
Tunnel Diodes 
NOEL 
Ip 
Iv 
 
Opportunity: Tunnel Diode Memory 
• One Transistor 2-Tunnel Diode SRAM (1T TSRAM) 
• Robust operation at low voltages 
• Refresh-free – Low active and standby power Consumption 
• J. P. A. van der Wagt, A. C. Seabaugh, and E. A. Beam, III, “RTD/HFET low standby power SRAM 
gain cell,” IEEE Electron Dev. Lett. 19, pp. 7-9 (1998). 
• J. P. A. van der Wagt, “Tunneling-Based SRAM,” Proc. of IEEE, 87, pp. 571-595 (1999). 
LATCHED COMPARATOR 25 GHz DESIGN 
(Courtesy A. Seabaugh, formerly Raytheon Systems) 
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•Regenerative feedback gives latching
• Feedback loop has long settling time 
• Latching behavior is inherent to RTD
• Settling time is determined by RTD 
switching speed 
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NOEL 
 
VCLOCK 
Bistable (low) 
VOUT 
VCLOCK 
Device with 
lower peak 
current - off 
state 
VOUT VLOWVOUTVCLOCK 
Monostable 
VCLOCK 
Bistable (high) 
VCLOCK 
Device with 
lower peak 
current - off 
state 
VOUT VHIGHVOUTVCLOCK 
Monostable 
VOUT 
VCLOCK 
TD 
TD 
VOUT 
High State Latch 
Low State Latch 
• MOBILE (Monostable-Bistable) Logic 
– Two  serially connected Tunnel Diodes driven by a clock 
– Self Latching action of tunnel diodes 
– When clock high, final state latched depending on relative peak
current of the two tunnel diodes. Device with lower peak
current switches from on to off state (controlled quenching). 
MOBILE Logic 
Boolean Logic
 
•	 Inverter 
–	 Peak current is proportional to 
device area. Device with larger 
area has higher current (assuming
constant current density). Here
AreaTDL>AreaTDD 
–	 Peak current of driver tunnel diode 
varied by addition of parallel tunnel 
diode. Currents in parallel branches
add 
–	 Transistor acts as a switch to 
activate parallel branch 
–	 When VIN =‘0’, ITDL>ITDD output=1,
when VIN=‘1’ ITDD+ITD>ITDL output=0 
•	 Output changes only on 
positive clock edge 
–	 Nanopipelining: each logic gate is 
clocked enabling very high clock 
frequencies without the need of 
additional circuitry for pipelining 
VCLOCK 
TDL 
VOUT 
TDD
VIN 
TD 
“Threshold Logic Circuit Design of Parallel Adders Using Resonant Tunneling Devices”, C. Pacha et.al., IEEE Trans. On VLSI 
Systems, 8(5), 558, 2000 
Normalized 
peak current 
value 
3 valued inverter circuit 
“Multiple-Valued Logic Circuits Design using Negative Differential Resistance Devices”, K. S. Berezowski et.al., ISMVL, 2007 
y= 2-x1 
Logic levels ‘0’, ‘1’, ‘2’ 
Input 
Inverted 
output 
clock 
• Stacked NDR Devices 
• Same principle can be extended to obtain multi-value logic inverter 
Multi-value Logic 
Reconfigurable Logic 
Same circuit can be configured to act as different logic gates depending on 
control bit values 
Reconfigurable AND/XOR gate 
Control c = 0, 
AND gate 
Control c = 1, 
XOR gate 
“Reconfigurable RTD-based Circuit Elements of Complete Logic Functionality”, Y. Zhang et.al., ASPDAC, 2008 
NOEL 
More computational power per unit area 
 Fewer devices required 
 Faster circuits and systems 
 Reduced power consumption 
The Payoff: TDs Integrated with Transistors 
Result: Extension of CMOS if a 
Si-Based TD is available that is 
compatible with CMOS! 
NOEL 
Motivation & Circuit Application 
 Epitaxy constraints on Si-based NDR 
devices 
 Our MBE-grown RITD device 
 CVD-grown RITDs with IMEC 
 TSRAM memory array 
 Future: TFETs? 
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Basic Physics: Esaki Tunnel Diode 

(Interband)
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Degenerate Doping Required – Difficult with conventional epitaxy 
For more info see L. Esaki, “New phenomenon in narrow Germanium p-n junctions,” Phys. Rev., vol. 109, p. 603, 1958. 
Prior Art: Lack of Si-Based TDs that can be Monolithically 

Integrated with Si transistors
 
Ge Esaki Diode Si Esaki Diode 
• Vintage 1960’s alloy technology prevents large-scale batch processing 
• Discrete Esaki diodes are ideal for niche applications. 
• However the alloy process does not lend itself to an integrated circuit. 
       
Basic Physics: Resonant 

Tunneling Diode (Intraband)
 
intrinsic
 
V V V 
emitter collector 
Tunneling current Excess current I	 
V 
I	 Thermal diffusion current 
II 
V V	 V 
(a (b (c (d 
) ) ) ) 
Large Band Offset Required 
Si/SiGe heterojunction has limited band offset 
without a thick relaxed buffer For more info see L. L. Chang, L. Esaki 
and R. Tsu, “Resonant tunneling in Alternative barriers (i.e. SiO2) present difficult semiconductor double barriers,” Appl. 
Phys. Lett., vol. 24, pp. 593-595, 1974.	 heteroepitaxy of single crystal Si quantum well 
atop amorphous barrier 
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Basic Physics: Resonant Interband
 
V 
V 
V 
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Tunneling current Excess current Thermal diffusion current 
Tunneling Diode 
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V V V V 
(a) (b) (c) (d) 
δ-doping to form quantum wells; For more info see M. Sweeny and J. Xu,
 
“Resonant interband tunnel diodes,” Appl. Phys. eliminates need for degenerately 

Lett., vol. 54, pp. 546-548, 1989.
 doped junctions 
 
 
 
 
Si/Si0.6Ge0.4/Si RITDs 
Grown at 320 oC 
High Peak-to-Valley Current Ratios 
100 nm n+ Si 
P -doping plane 
4 nm undoped Si 
4 nm undoped Si0.6Ge0.4 
B -doping plane 
1 nm p+ Si0.6Ge0.4 
100 nm p+ Si 
p+ Si substrate 
MBE Heterostructure 
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Greater defect annihilation leads to less excess 
current in valley region and therefore higher PVCRs 
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Approach 
EC 
(eV) 
Upper 
Barrier 
Crystalline 
Quantum 
Well 
Crystalline 
Lower 
Barrier 
Crystalline 
Production 
Potential 
Status 
First Si-Based Resonant Interband Tunnel Diodes 
SiO2/a-Si/SiO2 3.2 No No No High Abandoned -H igh scattering in quantum, 
no room temperature PVR 
CaF2/Si/CaF2 2 Yes Yes Yes Low Abandoned - Tendency for island growth, 
defect-assisted transport below 10 nm 
ZnS/Si/ZnS 1 Yes Yes Yes Med. ZnS on Si growth established, Si quantum well 
growth under study Front page of the Wall 
Street Journal 
(October 1, 1998). 
SiO2/Si/SiO2 
Lateral overgrowth 
3.2 No Yes No Med. Process for forming oxide islands established, 
overgrowth process under development 
ZnS/Si/ZnS 
Lateral overgrowth 
1 Yes Yes Yes Med. ZnS islands have been prepared for first 
overgrowth experiments 
SiO2/SiGe(C)/SiO2 
Lateral overgrowth 
3.2 No Yes No Med. Oxide islands have been prepared for first 
overgrowth experiments 
Si/SiGe 
resonant interband 
tunnel diode 
- - - - High World’s first demonstration on Si; 
room temperature peak-to-valley 
current ratio of 1.6 
NOEL 
980505 
A paradigm shift from other approaches was spearheaded 
by a team of researchers lead by Berger (then at the 
University of Delaware), Naval Research Laboratory and 
Raytheon Systems. 
• DARPA Award of Excellence (1998) 
• Late News at International Electron Devices Meeting 
(1998) 
• Best Science/Engineering Dissertation (2000) 
• Special Invitation to 2003 ITRS Meeting 
• IEEE Fellow (2011) 
 
 
 
 
Si/Si0.6Ge0.4/Si RITDs 
Grown at 320 oC 
High Peak-to-Valley Current Ratios 
100 nm n+ Si 
P -doping plane 
4 nm undoped Si 
4 nm undoped Si0.6Ge0.4 
B -doping plane 
1 nm p+ Si0.6Ge0.4 
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p+ Si substrate 
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Greater defect annihilation leads to less excess 
current in valley region and therefore higher PVCRs 
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Tailorable Peak Current Densities 
Current densities can be 
engineered over ~8 orders of 
magnitude by controlling RITD 
spacer thickness between the δ­
doping pair from 1 nm up to 16 nm. 
By widening spacer, below 20 mA/cm2 current density! 
Low current densities valuable for memory and low power consumption 
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Spacer Thickness (nm) 
Red data points 
indicated occur at 
maximum PVCR Mixed signal 
Logic 
Memory 
Tampere visit (Berger) Oct. 28, 2010 
 
 
Quantum Memory 
Oscilloscope capture of the 
waveform with Word, bit and SN 
showing write functionality. 
"The Effect of Spacer Thickness on Si-based Resonant Interband Tunneling Diode Performance and their 
Application to Low-Power Tunneling Diode SRAM Circuits," Niu Jin, Sung-Yong Chung, Ronghua Yu, Roux 
M. Heyns, Paul R. Berger, and Phillip E. Thompson 
IEEE Transactions on Electron Devices, 53, pp. 2243-2249 (September 2006). 
I–V characteristics of Si-based 
RITDs annealed at 825 ◦C with the 
spacer thickness varied from 8 to 
16 nm on a semilog plot. 
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• Low voltage operation down to 0.37 V 
and %VSWING up to 53.5%. 
RITD Load 
RITD Drive 
NFET 
Word 
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20 m 
Binary 2TD-1T 
051003.3 
S. Sudirgo, et al., Proc. 64th Annual Device Research 
Conference, pp. 265-6, (2006)
S.L. Rommel 
Monolithic Quantum Memory 
Circuit schematics of a MOBILE 
logic circuits using TDs. 
Latching properties of a 
MOBILE circuit realized using 
Si-based RITDs with 
modulation. 
Quantum Logic 
0.0  0.2  0.4  0.6  0.8  1.0  1.2  1.4  
0.0 
0.1 
0.2 
0.3 
0.4 
0.5 
0.6 
0.7 
0.8 
VL 
VH
 VG = 0 V
 VG = 3.5 V 
V S
N 
(v
ol
ts
) 
VCLK (volts) 
“Monolithically Integrated Si/SiGe Resonant Interband Tunnel Diode/CMOS Demonstrating Low Voltage 
MOBILE Operation,” S. Sudirgo, R.P. Nandgaonkar, B. Curanovic, J.L. Hebding, R.L. Saxer, S.S. Islam, 
K.D. Hirschman, S.L. Rommel, S.K. Kurinec, P.E. Thompson, N. Jin, and P.R. Berger, 
Solid State Electronics, 48, pp. 1907-1910 (2004). 
NOEL Tampere visit (Berger) Oct. 28, 2010 
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Multi-valued Quantum Logic For Compact 
and Energy Efficient Circuitry 
Reduced device count potential. 
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“Tri-State Logic Using Vertically Integrated Si Resonant 
Interband Tunneling Diodes with Double NDR,” Niu Jin, Sung-
Yong Chung, Roux M. Heyns, Paul R. Berger, Ronghua Yu, 
Phillip E. Thompson, and Sean L. Rommel, IEEE Elect. Dev. 
Lett., 25, pp. 646-648 (September 2004). 
However, there is a large series resistance 
created by the vertical stacking and a lower 
noise margin from P2 → P3 than P1 → P2 
NOEL Tampere visit (Berger) Oct. 28, 2010 
Si-Based RITD Results Summary 
•High PVCR (4.0) 
•High PCD (≥ 218 kA/cm2) 
•Low PCD (≤ 20 mA/cm2) 
• Vertically stacked back-to-back RITDs for 
symmetric NDR 
• Tri-state logic with vertically stacked RITDs 
• Low voltage MOBILE latches (CMOS-RITD) 
NOEL 
Device Optimization Hybrid Circuit Prototyping 
Device Integration Monolithic Circuits 
•Monolithic integration with CMOS 
•Monolithic Integration with SiGe HBTs 
•CVD Integration 
•Low power/low voltage TSRAM 
•Low power/low voltage MOBILE 
•Adjustable PVCR (HBT-RITD) 
For Further Reading 
 Paul R. Berger, Anisha Ramesh “Negative Differential Resistance Devices and Circuits” in 
Comprehensive Semiconductor Science and Technology, Elsevier, Volume 5, Chapter 13, pp. 
176–241 (2011). 
 A. C. Seabaugh, B. Brar, T. Broekaert, G. Frazier, and P. van der Wagt, “Resonant tunneling 
circuit technology: has it arrived?” 1997 GaAs IC Symposium, pp. 119-122. 
 A. Seabaugh and R. Lake, “Tunnel diodes,” Encyl. Appl. Phys., vol. 22, pp. 335-359 (1998). 
 J.P. Sun, G.I. Haddad, P. Mazumder, J.N. Schulman, “Resonant tunneling diodes: Models and 
properties,” Proc. of IEEE, vol. 86, pp. 641-661 (1998). 
 P. Mazumder, S. Kulkarni, Bhattacharya M, J.P. Sun, G.I. Haddad, “Digital circuit applications of 
resonant tunneling devices, Proc. IEEE, vol. 86, pp. 664-686 (1998). 
 J. P. A. van der Wagt, “Tunneling-Based SRAM,” Proc. of IEEE, vol. 87, pp. 571-595 (1999). 
 A. Seabaugh, B. Brar, T. Broekaert, F. Morris, P. van der Wagt, and G. Frazier, “Resonant­
tunneling mixed-signal circuit technology,” Solid State Electronics, vol. 43 pp. 1355-1365 (1999). 
 K. Maezawa, T. Akeyoshi, and T. Mizutani, “Flexible and reduced-complexity logic circuits 
implemented with resonant tunneling transistors,” International Electron Devices Meeting 
Technical Digest, pp. 415-418 (1993). 
NOEL 
NDR in an Organic System 
Now let’s turn our attention to organic 
systems. 
First, let’s review some prior art. 
PDL 
PDL 
Edge Connector 
keyslot 
Connectors 
Memory 
LogicLithium 
Battery 
SmartCards – Flexible Electronics 
NDR in an Organic System (Reed and Tour) 
Large On-Off Ratios and Negative Differential Resistance in a Molecular Electronic Device 
J. Chen, M. A. Reed, A. M. Rawlett, J. M. Tour 
Science, vol. 286, pp. 1550-1552 (November 19, 1999). 
PDL 
Abstract 
● A significant discovery for fashioning strong room temperature 
negative differential resistance (NDR) devices using organic 
semiconductors was made. 
● NDR devices enable compact, low power consumption logic 
and memory circuits with fewer devices, exploiting their 
quantum functionality that would be ideal for distributed 
computing needs on flexible substrates, such as Smartcards 
and portable displays. 
● The work which appeared in Applied Physics Letters (Nov. 
2005) reports on a robust process that utilizes simple solution 
processing and large area devices, circumnavigating the need 
for molecular-sized junctions for NDR. 
● The Key: Controlled oxidation and crystallinity of a thin (< 
10 nm thick) TiO2 layer. 
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Polymer material and device 
structure with its associated energy 
band diagram 
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 Indium tin oxide (ITO) coated glass 
substrates with a sheet resistance (Rs) 
below 10 Ω-cm. (A=0.19 cm2) 
A thin layer of Ti metal (2-20 nm) 
electron beam evaporated was oxidized 
using oxygen plasma at an RF power of 
80 W at room temperature. 
Thin films of MEH-PPV were then spin 
coated atop the TiO2 layer from a 0.5% 
MEH-PPV solution in 80% toluene and 
20% THF. 
The devices were completed by a 
shadowmask evaporation of an Al 
cathode, about 250 nm thick. 
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Surface image of room-temperature 
plasma-oxidized thin TiO2 film 
1.0µm 
AFM image (5m5m) of O2 
plasma-oxidized TiO2 layer on ITO SEM  image of O2 plasma-oxidized TiO2 
layer on ITO 
 AFM data indicates that the as-deposited metallic Ti layer with a grain structure 
converted to a smoother surface after oxygen plasma oxidation , root mean 
square roughness (RMS) ~ 1 nm. 
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Current-voltage characteristics with 
large and reproducible NDR 
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PVCR = 53 
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4 different TiO2 
thicknesses – tracks 
as expected 
5 adjacent devices for 
each TiO2 thickness – 
reproducible 
Forward and backward 
sweep – lack of 
hysteresis 
Thicker TiO2 – 
incomplete oxidation – 
residual metallic Ti 
 PVCR up to 53! 
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Summary of current-voltage 

characteristics
 
Tunneling 
barrier 
(nm)* 
Jpeak
(A/cm2) 
Vpeak
(V) 
Jvalley
(A/cm2) 
Vvalley
(V) PVCR 
2 -0.13 -3.3 -0.004 -6.4 34.5 
4 -0.29 -4.4 -0.006 -7.4 53.4 
6 -0.16 -3.5 -0.013 -6.1 12.4 
8 -0.23 -5.6 -0.199 -5.6 1.20 
* The thickness of the as-deposited titanium layers before the plasma process is referred to as the 
thickness of the final TiO2 layers. 
The lack of the measured peak current density to exponentially decrease with 
increasing TiO2 layer thickness suggests that the observed reverse-biased 
NDR behavior does NOT occur via tunneling across the thin-TiO2 layer acting 
as a traditional tunneling barrier. 
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Current-voltage characteristic of a 
control device (ITO/PEDOT:PSS/ 
MEH-PPV/Al) 
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With TiO2 removed, 
the previously 
observed NDR effect 
disappears 
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Robust stability after 30 days 
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After testing, the devices were stored (un-encapsulated) in an inert glove box 
for 30 days with little variation in their peak current density and peak current 
position. 
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Monostable-bistable Transition 
Logic Element (MOBILE) operation 
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 Two polymer tunnel diodes (a 2 nm thick TiO2 layer) were serially connected 
and ramped in bias from -16 V to 0 V, showing multiple NDR regions. 
 Voltage at the sense node as a function of clock voltage of JFET-polymer 
tunnel diodes MOBILE latch with 51% voltage swing of the applied VCLK at -8 V. 
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Science and Vie (France's Scientific American): “ 
Plastic diodes promise low cost memory" (July 2006). 
Questions? 
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The NDR effect in the polymer tunnel 
diode is hypothesized to occur due to 
local defect sites within the TiO2 film? 
 Results suggest that the NDR seems to occur as a result of tunneling 
through localized defect sites within the thin TiO2 layers that are confined to a 
small range of energies within the TiO2 bandgap near the TiO2 conduction 
band. 
- The lack of the measured peak current density to exponentially 
decrease with increasing TiO2 layer thickness 
- Switching effect in the current-voltage curves 
- Using 380°C with the O2 plasma treatment resulted in more 
thorough conversion to a thin TiO2, and diodes built using this 
layer did not exhibit the significant NDR effect. 
 The mechanism for NDR under reverse bias in these ITO/TiO2/MEH-PPV/Al 
tunnel diodes is speculated to occur via electrons emitted from the n-type 
ITO, tunneling through defect states in the TiO2, which are then collected by 
the lowest unoccupied molecular orbital (LUMO) level in the MEH-PPV. 
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I-V characteristics with high 
temperature plasma-oxidized TiO2 
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As the conversion of Ti to TiO2 takes place at higher temperatures, the TiO2 
crystallinity is improved. Therefore, fewer defects. Observed NDR behavior 
diminishes, indicative of defect related tunneling. 
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4.8eV
The schematic of band diagram for NDR under reverse 
bias in these ITO/TiO2/MEH-PPV/Al tunnel diodes 
Diagram of photoconductivity model. The 
diagram represents the conduction and 
valence bands in a nanoparticle of TiO2 and 
the energy levels of a trap state, and an 
electron scavenging state, S/S− on the 
surface of the nanoparticle. The arrows 
represent the different possible electron 
transitions. (1) photogeneration, (2) band-to­
band recombination, (3) electron trapping, 
(4) hole trapping, (5) electron scavenging. 
Charge transport in porous nanocrystalline titanium dioxide 
Eppler, Anuradha M.; Ballard, Ian M.; Nelson, Jenny 
Physica E vol.14 pp. 197-202 (2002) 
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UV-VIS Absorption Spectrometry 
for Plasma Oxidized TiO2 thin film 
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 Using a standard double 
beam instrument recording 
UV Visible spectrum (Perkin 
Elmer Lambda 20 UV-vis 
spectrometer), the defect level 
characterization of plasma 
oxidized TiO2 thin film is 
conducted. 
 Advantages of a double beam 
instrument: 
 It compensates for most 
short-term fluctuation in 
the radiant output sources 
as well as for drift in the 
transducer and amplifier. 
 It compensate for wide 
variations in source 
intensity with wavelength. 
Optical absorption 
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UV-VIS absorption spectrometry for 
plasma oxidized TiO2 thin film 
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Localized defect sites within the thin TiO2 layers that are confined to a small 
range of energies within the TiO2 bandgap near the TiO2 conduction band was 
estimated to be about 2.57 eV. 
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Conclusions 
 A significant discovery for fashioning strong room temperature 
negative differential resistance (NDR) devices [PVCR up to 53] 
using organic semiconductors was developed and applied 
towards a latching circuits. 
 Room temperature NDR operation, large area, bulk-like 
thicknesses and simple solution processable platform are key 
advantages. 
 The mechanism for NDR under reverse bias in these polymer 
tunnel diodes is speculated to occur by tunneling through defect 
states in the TiO2. 
 Organic NDR devices enable compact, possible low power 
consumption logic and memory circuits with fewer devices, 
exploiting their quantum functionality that would be ideal for 
distributed computing needs on flexible substrates, such as 
Smartcards and portable displays. 
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